

Computational Performance Workshop, May 5-7, 2020

# Aurora Argonne's First Exascale System

**Tim Williams** 

### **Kris Rowe**

(intel)

Argonne

NATIONAL LABORATORY

U.S. DEPARTMENT OF

Argonne Leadership Computing Facility

CRAN

Deputy Director, Computational Science Division



# Outline

### Hardware

- System Overview
- Compute & Memory
- Network
- Storage
- Aurora Testbed

### Software

- Three pillars
- Programming models
- Tools and libraries
- Development platforms
- Support for ECP teams

Further details on Aurora <u>can be discussed under NDA</u> If you are not covered by an Aurora NDA please talk to your project PI







### Compute & Memory



## **The Evolution of Intel GPUs**



5

### Argonne

# **Intel GPUs**

- □ Recent integrated generations:
  - □ Gen9 used in Skylake
  - □ Gen11 used in Ice Lake

### Gen9

- □ 100-300 Gflops (DP) Peak Performance
- Low power by design

Upcoming X<sup>e</sup> GPU
 Discrete



Layout of Architecture components for an Intel Core i7 processor 6700K for desktop systems (91 W TDP, 122 mm)

### Compute & Memory

## **Aurora Compute Node**

□ 2 Intel Xeon Sapphire Rapids CPUs

- ☐6 Intel X<sup>e</sup> Ponte Vecchio GPUs
  - □ All to all connection
  - □ Low latency and high bandwidth
- **B** Slingshot Fabric endpoints
- Unified Memory Architecture across CPUs and GPUs



### Hetwork

### Argonne

# **Cray Shasta System**

- □ Supports diversity of processors
- $\hfill\square$  Scale-optimized cabinets for
  - Density
  - Cooling
  - □ High network bandwidth
- □ Standard cabinets for flexibility
- Cray SW stack with improved modularity
- Unified by a single, high-performance interconnect





Optimized Rack

Standard Rack

Shasta Hardware Workshop, May 6, 2019, Cray User Meeting

# **Cray Slingshot Network**

❑ Slingshot is the next generation scalable interconnect by Cray
 ❑ 8<sup>th</sup> major generation

Builds on Cray's expertise in high performance network following
 Gemini (Titan, Blue Waters)
 Aries (Theta, Cori) – 5 hop dragonfly topology

Slingshot introduces:

□Congestion management

□Traffic classes

Hetwork

□ 3 hop dragonfly

https://www.cray.com/products/computing/slingshot https://www.cray.com/resources/slingshot-interconnect-for-exascale-era

# **Dragonfly Topology**

3 Network

Several groups are connected together in an all-to-all topology.

Optical cables are used for the long links between groups.

Low-cost electrical links are used to connect the NICs in each node to their local router and the routers in a group



https://www.cray.com/sites/default/files/resources/CrayXCNetwork.pdf

### Argonne

### Hetwork

# High Bandwidth Switch: Rosetta

### □ Multi-level congestion management

- To minimize the impact of congested applications on others
- Very low average and tail latency

### Quality of Service (QoS) – Traffic Classes

- □ <u>Class</u>: *Collection of buffers, queues and bandwidth*
- Intended to provide isolation between applications via traffic shaping

### Aggressive adaptive routing

Expected to be more effective for 3-hop dragonfly due to closer congestion information

### □ High performance multicast and reductions



### **Rosetta Switch**

25.6 Tb/s per switch, from 64 - 200 Gbs ports (25GB/s per direction)

### Hetwork

# **GPCNeT** (Global Performance and Congestion Network Tests)

- □ A new benchmark developed by Cray in collaboration with Argonne and NERSC
- Publicly available at https://github.com/netbench/GPCNET
- Goals:
  - Proxy for real-world application communication patterns
  - Measure network performance under load
  - $\hfill\square$  Look at both mean and  $tail \ latency$
  - Look at interference between workloads
  - ❑ What is the **Congestion management**?
    - □ How well the system performs under congestion



Argonne





# **Congestion Management with Slingshot**

- GPCNeT benchmark suit was utilized
- Tail latency was measured at:
  - congested
  - □ isolated
- Benchmark was run over the full machine for multiple runs
- Congestion impact:
  - □ Latency <sub>congested</sub>/Latency <sub>isolated</sub>
- Aries congestion impact is in order of 1000x
- InfiniBand has reduced congestion impact (20-1000x)
- Slingshot testbed (Malbec) has minimal congestion impact







# **Congestion Management with Slingshot**

- GPCNeT benchmark suit was utilized
- Tail latency was measured at:
  - congested
  - □ isolated
- Benchmark was run over the full machine for multiple runs
- Congestion impact:
  - □ Latency <sub>congested</sub>/Latency <sub>isolated</sub>
- Aries congestion impact is in order of 1000x
- InfiniBand has reduced congestion impact (20-1000x)
- Slingshot testbed (Malbec) has minimal congestion impact





# **Slingshot Quality of Service Classes**

- Highly tunable QoS classes
- Supports multiple, overlaid virtual networks ...
- Jobs can use multiple traffic classes
- Provides performance isolation for different types of traffic



Bandwidth sharing without QoS



Bandwidth sharing with QoS

### Storage



# **Distributed Asynchronous Object Store (DAOS)**

- Open source storage solution
- Offers high performance in bandwidth and IO operations
  - $\Box \ge 230 \text{ PB capacity}$
  - $\Box \ge 25 \text{ TB/s}$
- Using DAOS is critical for achieving optimal I/O performance on Aurora
- Provides compatibility with existing I/O models such as POSIX, MPI-IO and HDF5
- Provides a flexible storage API that enables new I/O paradigms



: symlink

# **User Environment**

Storage

- User sees a single storage namespace
  - This is in Lustre Compatibility with legacy systems
  - Links point to DAOS containers within the /project directory
  - DAOS aware software interpret these links and access the DAOS containers
- Data resides in a single place (Lustre or DAOS)
  - Explicit data movement, no auto-migration



/mnt



## **Intel Gen9 Integrated Graphics**

Develop



(m) - clock domain

CPUs and GPUs are integrated on same chip:

- □ GPU and CPU same memory
- □ GPU, cores, and memory are connected by an internal ring interconnect
- □ Shared Last Level Cache

IDF-2015 release of "The Compute Architecture of Intel Processor Graphics Gen9" - Stephen Junkins



# **Gen9 (GT4) GPU Characteristics**

Characteristics	Value	Notes	
Clock Freq.	1.15 GHz		
Slices	3		
EUs	72	3 slice * 3 sub-slices * 8 EUs	
Hardware Threads	504	72 EUs * 7 threads	
Concurrent Kernel Instances	16,128	504 threads * SIMD-32	
L3 Data Cache Size	1.5 MB	3 slices * 0.5 MB/slice	
Max Shared Local Memory	576 KB	3 slice * 3 sub-slices * 64 KB/sub-slice	
Last Level Cache Size	8 MB		1
eDRAM size	128 MB		
32b float FLOPS	1152 FLOPS/cycle	72 EUs * 2 FPUs * SIMD-4 * (MUL + ADD)	
64b float FLOPS	288 FLOPS/cycle	72 EUs * 1 FPU * SIMD-2 * (MUL + ADD)	
32b integer IOPS	576 IOPS/cycle	72 EUs * 2 FPUs * SIMD-4	7
			_



## **Summary of Aurora Hardware Architecture**

- □ Intel/Cray machine arriving at Argonne in 2021
  - □ Sustained performance > 1 Exaflops
- Aurora node architecture
  - □ 2 Intel Xeon Sapphire Rapids CPUs
  - □ 6 Intel X<sup>e</sup> Pointe Vecchio GPUs
  - □ 8 Slingshot Fabric endpoints
  - □ Unified Memory Architecture across CPUs and GPUs
- Cray Sling Shot Network and Shasta platform
  - □ Highly tunable congestion management, traffic classes

### **I**/O

- □ DAOS ( $\geq$  230 PB capacity and  $\geq$  25 TB/s)
- □ Lustre (150 PB of storage and ~ 1TB/s)





## **Three Pillars**

Simulation	Data	Learning	
HPC Languages	Productivity Languages	Productivity Languages	
Directives	Big Data Stack	DL Frameworks	
Parallel Runtimes	Statistical Libraries	Statistical Libraries	
Solver Libraries	Databases	Linear Algebra Libraries	
Compilers, Performance Tools, Debuggers			
Math Libraries, C++ Standard Library, libc			
I/O, Messaging			
Containers, Visualization			
Scheduler			
Linux Kernel, POSIX			





## **Available Aurora Programming Models**

Aurora applications may use:

- OpenMP 5
- DPC++/SYCL
- OpenCL
- Kokkos
- 🗖 Raja



### **Mapping of Existing Programming Models to Aurora**





## **OpenMP 5**

OpenMP 5 constructs will provide directives based programming model for Intel GPUs

□ Available for C, C++, and Fortran

A portable model expected to be supported on a variety of platforms (Aurora, Frontier, Perlmutter, ...)

Optimized for Aurora

□ For Aurora, OpenACC codes could be converted into OpenMP

□ ALCF staff will assist with conversion, training, and best practices

 $\Box$  Automated translation possible through the clacc conversion tool (for C/C++)



https://www.openmp.org/



## **OpenMP 4.5/5: for Aurora**

OpenMP 4.5/5 specification has significant updates to allow for improved support of accelerator devices

Offloading code to run on accelerator	Distributing iterations of the loop to threads	Controlling data transfer between devices
<pre>#pragma omp target [clause[[,] clause],]     structured-block #pragma omp declare target     declarations-definition-seq #pragma omp declare variant*(variant-func-id) clause new- line     function definition or declaration</pre>	<pre>#pragma omp teams [clause[[,] clause],] structured-block #pragma omp distribute [clause[[,] clause],] for-loops #pragma omp loop* [clause[[,] clause],] for-loops</pre>	<pre>map ([map-type:] list )     map-type:=alloc   tofrom   from   to    #pragma omp target data [clause[[,]     clause],]     structured-block #pragma omp target update [clause[[,]     clause],]</pre>

#### Runtime support routines:

- void omp\_set\_default\_device(int dev\_num)
- int omp\_get\_default\_device(void)
- int omp\_get\_num\_devices(void)
- int omp\_get\_num\_teams(void)

Environment variables

\* denotes OMP 5

- Control default device through
   OMP\_DEFAULT\_DEVICE
- Control offload with OMP\_TARGET\_OFFLOAD



# DPC++ (Data Parallel C++) and SYCL

### SYCL

- Khronos standard specification
- □ SYCL is a C++ based abstraction layer (standard C++11)
- □ Builds on OpenCL **concepts** (but single-source)
- SYCL is designed to be as close to standard C++ as possible

#### Current Implementations of SYCL:

- □ ComputeCPP<sup>™</sup> (www.codeplay.com)
- □ Intel SYCL (github.com/intel/llvm)
- □ triSYCL (github.com/triSYCL/triSYCL)
- hipSYCL (github.com/illuhad/hipSYCL)

□ Runs on today's CPUs and nVidia, AMD, Intel GPUs



### Argonne

# DPC++ (Data Parallel C++) and SYCL

### SYCL

- Khronos standard specification
- □ SYCL is a C++ based abstraction layer (standard C++11)
- □ Builds on OpenCL **concepts** (but single-source)
- SYCL is designed to be as close to standard C++ as possible

### Current Implementations of SYCL:

- □ ComputeCPP<sup>™</sup> (www.codeplay.com)
- □ Intel SYCL (github.com/intel/llvm)
- □ triSYCL (github.com/triSYCL/triSYCL)
- hipSYCL (github.com/illuhad/hipSYCL)

### □ Runs on today's CPUs and nVidia, AMD, Intel GPUs

### DPC++

- □ Part of Intel oneAPI specification
- □ Intel extension of SYCL to support new innovative features
- Incorporates SYCL 1.2.1 specification and Unified Shared Memory
- Add language or runtime extensions as needed to meet user needs



Extensions	Description
Unified Shared Memory (USM)	defines pointer-based memory accesses and management interfaces.
In-order queues	defines simple in-order semantics for queues, to simplify common coding patterns.
Reduction	provides reduction abstraction to the ND- range form of parallel_for.
Optional lambda name	removes requirement to manually name lambdas that define kernels.
Subgroups	defines a grouping of work-items within a work-group.
Data flow pipes	enables efficient First-In, First-Out (FIFO) communication (FPGA-only)

https://spec.oneapi.com/oneAPI/Elements/dpcpp/dpcpp\_root.html#extensions-table 2

### Argonn

# DPC++ (Data Parallel C++) and SYCL

### **SYCL**

 $\square$  DPC++

□ Intel ex

□ Incorp

needs

Memo

- Khronos standard specification
- □ SYCL is a C++ based abstraction layer (standard C++11)
- □ Builds on OpenCL **concepts** (but single-source)
- □ SYCL is designed to be as close to standard C++ as possible

#### Current Implementations of SYCL:

□ Part of Intel oneAPI specification

- □ ComputeCPP<sup>™</sup> (www.codeplay.com)
- □ Intel SYCL (github.com/intel/llvm)
- □ triSYCL (github.com/triSYCL/triSYCL)
- hipSYCL (github.com/illuhad/hipSYCL)

#### □ Runs on today's CPUs and nVidia, AMD, Intel GPUs



uteCPP™ (www.codenlay.com)			
	Extensions	Description	
SYCL (github.com/intel/livm)	Unified Shared	defines pointer-based memory accesses	
L (github.com/triSYCL/triSYCL)	Memory (USM)	and management interfaces.	
CL (github.com/illuhad/hipSYCL)		defines simple in-order semantics for	
today's CPUs and nVidia, AMD, Intel GPUs		queues, to simplify common coding	
	In-order queues	patterns.	
		provides reduction abstraction to the ND-	
ntel oneAPI specification	Reduction	range form of parallel_for.	
New open-source DPC++ for NVIDIA from C	odePlay:	removes requirement to manually name lambdas that define kernels.	
https://github.com/codeplaysoftware/sycl-f	or-cuda	defines a grouping of work-items within a work-group.	
uage of randime extensions as needed to meet user		enables efficient First-In, First-Out (FIFO)	
	Data flow pipes	communication (FPGA-only)	

https://spec.oneapi.com/oneAPI/Elements/dpcpp/dpcpp\_root.html#extensions-table 30

### 

# OpenCL

□ Open standard for heterogeneous device programming (CPU, GPU, FPGA)

□ Utilized for GPU programming

Standardized by multi-vendor Khronos Group, V 1.0 released in 2009

### AMD, Intel, nVidia, ...

Many implementations from different vendors

□ Intel implementation for GPU is Open Source (<u>https://github.com/intel/compute-runtime</u>)

### SIMT programming model

- Distributes work by abstracting loops and assigning work to threads
- □ Not using pragmas / directives for specifying parallelism

□ Similar model to CUDA

Consists of a C compliant library with kernel language

□ Kernel language extends C

□ Has extensions that may be vendor specific

### □ Programming aspects:

- Requires host and device code be in different files
- Typically uses JIT compilation
- Example: https://github.com/alcf-perfengr/alcl





## **MPI on Aurora**

- Intel MPI & Cray MPI
  - MPI 3.0 standard compliant
- The MPI library will be thread safe
  - Allow applications to use MPI from individual threads
  - Efficient MPI\_THREAD\_MUTIPLE (locking optimizations)
- Asynchronous progress in all types of nonblocking communication
  - Nonblocking send-receive and collectives
  - One-sided operations
- Hardware and topology optimized collective implementations
- Supports MPI tools interface
  - Control variables





### oneAPI

- Industry specification from Intel (<u>https://www.oneapi.com/spec/</u>)
  - □ Language and libraries to target programming across diverse architectures (DPC++, APIs, low level interface)
- Intel oneAPI products and toolkits (<u>https://software.intel.com/ONEAPI</u>)
  - Implementations of the oneAPI specification and analysis and debug tools to help programming





## **Intel Fortran for Aurora**

Fortran 2008
OpenMP 5
New compiler—LLVM backend
Strong Intel history of optimizing Fortran compilers

### **Other Aurora Languages**

C++ C } OpenMP 5 DPC++ Python





# **Intel VTune and Advisor**

### □Vtune Profiler

- □ Widely used performance analysis tool
- Currently supports analysis on Intel integrated GPUs
- □ Will support future Intel GPUs

### Advisor

- □ Provides roofline analysis
- Offload analysis will identify components for profitable offload
  - □ Measure performance and behavior of original code
  - Model specific accelerator performance to determine offload opportunities
  - □ Considers overhead from data transfer and kernel launch





## **Intel MKL – Math Kernel Library**

Highly tuned algorithms

- □ FFT
- □ Linear algebra (BLAS, LAPACK)
  - □ Sparse solvers
- Statistical functions
- Vector math
- □ Random number generators

Optimized for every Intel platform

- □oneAPI MKL (oneMKL)
  - https://software.intel.com/en-us/oneapi/mkl

oneAPI beta includes DPC++ support



## **AI and Analytics**

Libraries to support AI and Analytics

- OneAPI Deep Neural Network Library (oneDNN)
  - □ High Performance Primitives to accelerate deep learning frameworks
  - Powers Tensorflow, PyTorch, MXNet, Intel Caffe, and more
  - □ Running on Gen9 today (via OpenCL)

oneAPI Data Analytics Library (oneDAL)

- □ Classical Machine Learning Algorithms
- □ Easy to use one line daal4py Python interfaces
- Powers Scikit-Learn

□ Apache Spark MLlib



## DAOS

□ Fast for broad spectrum of read/write patterns

- □ Wide concurrency
- Redundancy
- Common layer to build I/O middleware on







## **Intel oneAPI Toolkits**

Software	Developer Zone	Search our	content library Q	😗 Support 🛛 🚢 Sign in 🥆	🖌 🛞 English 🗸
🗖 INT	TEL® ONEAPI TOOLKITS(BETA)				< Share

### Intel<sup>®</sup> oneAPI Toolkits<sup>(Beta)</sup>

Deliver uncompromised performance for diverse workloads across multiple architectures.

Use Intel's DevCloud systems
Intel's DevCloud systems
Intel's DevCloud systems
Intel's DevCloud systems

Or, roll your own
 oneAPI public beta
 Intel Gen 9 system such as NUC



## **Learn More**

Aurora Early Adopters webinar series
 <u>https://www.alcf.anl.gov/aurora-early-adopter-series</u>

Aurora Documentation
 <u>https://www.alcf.anl.gov/support-center/aurora</u>





# Acknowledgements



Argonne

Argonne Leadership Computing Facility and Computational Science Division Staff

- This research was supported by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of two U.S. Department of Energy organizations (Office of Science and the National Nuclear Security Administration) responsible for the planning and preparation of a capable exascale ecosystem, including software, applications, hardware, advanced system engineering and early testbed platforms, in support of the nation's exascale computing imperative.
- □ This research used resources of the Argonne Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC02-06CH11357.





## References

□ Intel Gen9 GPU Programmer's Reference Manual:

https://en.wikichip.org/w/images/3/31/intel-gfx-prm-osrc-skl-vol03-gpu\_overview.pdf

Raja Koduri, Intel Chief Architect, Keynote at Intel HPC Developer Conference, Nov 17, 2019. <u>https://s21.q4cdn.com/600692695/files/doc\_presentations/2019/11/DEVCON-2019\_16x9\_v13\_FINAL.pdf</u>

DAOS:

DAOS Community Home: <u>https://wiki.hpdd.intel.com/display/DC/DAOS+Community+Home</u>

DAOS User Group meeting: https://wiki.hpdd.intel.com/display/DC/DUG19

Slingshot

□ Hot Interconnects Keynote by Steve Scott, CTO, Cray: <u>http://www.hoti.org/hoti26/slides/sscott.pdf</u>

□ HPC User Forum talk by Steve Scott, Sep 2019

<u>https://www.nextplatform.com/2019/08/16/how-cray-makes-ethernet-suited-for-hpc-and-ai-with-slingshot/</u>